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Abstract
This paper investigates the impact of process variation
on test quality with regard to resistive bridging faults. The
input logic threshold voltage and gate drives strength pa-
rameters are analysed regarding their process variation in-
duced inﬂuence on test quality. The impact of process vari-
ation on test quality is studied in terms of test escapes and
measured by a robustness metric. It is shown that some
bridges are sensitive to process variation in terms of logic
behaviour, but such variation does not necessarily compro-
mise test quality if the test has high robustness. Experi-
mental results of Monte-Carlo simulation based on recent
process variation statistics are presented for ISCAS85 and
-89benchmarkcircuits, using a 45nmgate library and real-
istic bridges. The results show that tests generated without
consideration of process variation are inadequate in terms
of test quality, particularly for small test sets. On the other
hand, larger test sets detect more of the logic faults intro-
duced by process variation and have higher test quality.
Keywords: Restistive Bridging Faults, Process Varia-
tion, Test Quality, Probability, Static Voltage Testing
1 Introduction
Testing ICs is important because fabricated units may
suffer physical defects and process variation. Defects that
escape production testing incur extra cost as return of de-
fective products. Resistive bridging fault is a major de-
fect type in deep-submicronICs and studies have addressed
modelling [1], test generation [2] and more recently, multi-
Vdd testing [3]. This work is concerned with a fault model
that relies on nominal process parameters, the parametric
bridging fault model [1]. Its reliance on ﬁxed parameter
values raises the question: How does a test that is based
on nominal process parameters perform in the presence of
process variation? To answer this question, this paper anal-
yses the impact of process variation on bridge behaviour
and test quality. In relation to this topic, there has been no
reported work apart from [4, 5]. In [4] a new bridging fault
model was developed, considering process variation. The
fault model is independent of IC parameters, motivated by
the need for fast fault simulation. In [5], the fault model
was improved and a test generator was presented. Previous
workonprocessvariationalsoincludedelayfaulttesting[6]
which is outside the scope of this work.
The parametric bridging fault model [1] deﬁnes defect
coverage (which reﬂects the test quality) as the amount of
covered bridge resistances divided by the amount of resis-
tances that cause malfunction. The fault model in [4, 5]
is abstracted from the bridge resistance, which means that
it cannot be used analyse how the test quality is affected
by process variation, which is the main aim of this paper.
Therefore, our approach considers in detail the bridge re-
sistance and parameters such as transistor threshold voltage
(VTH), geometry (W,L), gate oxide thickness (TOX), logic
thresholdvoltage(Th)ofgateinputsandgatedrivestrength.
To quantify the impact of process variation, we propose a
robustness metric forresistive bridgingfaults which consid-
ers the process parameters in a probabilistic manner. This
approach enables analysis regarding the probability and the
amount of undetected resistance for permutations of pro-
cess parameter values. Such analysis was not performed
in[4, 5]. Thispaperis structuredas follows. Section2and3
describes the impact of process variation on the behaviour
of resistive bridges. Section 4 and 5 discusses test escapes
and presents a test robustness metric. Section 6 provides
experimental results and Section 7 concludes the paper.
2 Background
Bridges are unintended resistive connections between
two nets, like net A and B in Figure 1 (resistance R). The
defect affects the voltages V(A) and V(B) on the bridged
netswhentheyaredriventooppositelogicvalues. Thevolt-
ageson the bridgednets dependon the defect resistance [1],
as shown by Figure 2. For a 0Ω bridge, V(A)=V(B). For
higher values of resistance, V(A) and V(B) diverge. The
intended voltages are reached only if the resistance is suf-
ﬁciently high. Figure 2 shows the logic threshold voltages
(Th) for the inputs that are driven by net A and B. Resis-
tance values with the same logic behaviour (BH) are shownFigure 1: Example bridge location
Figure 2: Nominal bridge behaviour
as grey boxes separated by critical resistances (CR).
The logic behaviour depends on the voltages on the
bridged nets and the logic threshold voltage (Th) of driven
gate inputs. The logic threshold is the input voltage at
which the gate changes its output behaviour (not to con-
fuse with transistor threshold, VTH). Voltage above the
logic threshold, is Logic-1, otherwise Logic-0. In Fig-
ure 1, net A drives two inputs with logic thresholds Th1
and Th2 and net B drives an input with logic thresh-
old Th3. In Figure 2, V(A)<Th1 in the resistance range
[0,CR1nom]. That means that for defect resistances in that
range, Th1 will see Logic-0, which is the faulty value. Sim-
ilarly, Th2 sees faulty Logic-0 for defects in [0,CR2nom]
and Th3 sees faulty Logic-1 in [0,CR3nom]. The resis-
tances CR1nom, CR2nom and CR3nom mark changes in
the logic behaviour and are called critical resistances [2].
The faulty logic behaviours are BH1={0,0,1} (the logic
values seen for Th1, Th2 and Th3) for [0,CR2nom],
BH2={0,1,1}for [CR2nom,CR3nom] and BH3={0,1,0}for
[CR3nom,CR1nom]. It should be noted that a test that de-
tects a logic fault covers a range of defect resistance.
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To analyse the behaviour of resistive bridges in the pres-
ence of process variation, we have performed SPICE-type
simulations. It was found that variation in parameters such
as transistor threshold voltage (VTH), transistor geometry
(W,L)andgateoxidethickness(TOX)givesrisetovariation
in gate drive strength (gate output conductance) and logic
threshold voltage (Th). These two parameters inﬂuence the
behaviour of resistive bridges as will be shown next. Be-
sides these two parameters it was found that the bridge be-
haviourdependsonVdd, bridgeresistance andtemperature,
Figure 3: Shift in drive strength balance
but those effects are not due to process variation.
We investigated the impact of drive strength shift on re-
sistive bridges by performing Monte-Carlo simulation. The
length of the transistors in the gates that drive the bridged
nets were varied with a Gaussian distribution (μ=45nm,
σ=5nm), to model line edge roughness. We observed a
mean of 0.4Vand a standarddeviationof 0.18Von the volt-
age on the bridged nets for low bridge resistance values.
For increasing values of resistance, there was decreasing
variance. Figure 3 shows a parameter permutation, where
the voltages on the bridged nets are increased by 0.025V
(from 0.4V to 0.425V)for 0 bridge resistance (the left-most
edge of the graph in Figure 3) and increased by less and
less for increasing values of resistance. The shift is reduced
length of the PMOS transistor of the inverter (Figure 1),
from 45nm to 44nm. The inverter is stronger in driving
high due to the shift, resulting in increased voltage on the
bridged nets. This shows that process variation inﬂuences
gate drive strength and the voltages on the bridged nets. In
Figure3, thevoltagesareincreased,Vnom(A) andVnom(B)
compared to Vdss(A) and Vdss(B) (Drive Strength Shift
dss). The logic behaviour includes BH4, which did not oc-
cur in the nominal scenario (Figure 2). The faulty logic
behaviours are BH2 in [0,CR1dss] and BH4={1,1,1} in
[CR1dss,CR3dss]. This shows that drive strength shift may
change the logic behaviour of a bridge.
Similarly, we investigated the impact of logic threshold
shift on resistive bridges. Monte-Carlo simulation was per-
formed on an AND gate while varying the VTH for the
NMOS transistor that is closest to the second input, with a
Gaussian distribution (μ=0.471V, σ=0.045V). It was found
that the logic threshold voltage had a bell-shaped distribu-
tion (μ=0.42V, σ=0.05V). Figure 4 shows how increasing
Th2 from 0.42V to 0.455V affects the bridge behaviour.
The shift in Th2 is due to a shift in VTH of the NMOS
transistor closest to Th2, from 0.471V (nominal value) to
0.59V. This shows that process variation may change the
logic threshold voltage of a gate input. Figure 4 shows
the logic threshold shifted from Th2nom to Th2lts (Logic
ThresholdShiftlts). Th2lts>Th1, causinga change in logicFigure 4: Shift in logic threshold voltage Th2
Figure 5: Logic behaviour in three scenarios
behaviour so that logic behaviour BH1 covers the resis-
tancesin[0,CR3lts]andtherearetwonewlogicbehaviours,
BH5 (for [CR3lts,CR1lts]) and BH6 (for [CR1lts,CR2lts]).
This shows that a shift in logic threshold can change the
logic behaviour of a bridge.
4 Test escapes
Test escapes are defects that cause malfunction but are
not covered by the test. Possible causes of test escapes
are process sensitivities [7], test conditions (temperature,
supply voltage [3]) or inaccurate estimations of defect be-
haviour [8], for example the assumption of ﬁxed process
parameters. In this section, test escapes due to process vari-
ation are analysed. To put the focus on process variation,
other variables (like temperature) are kept constant.
Figure 5 shows process variation induced test escapes
forthe threescenarios,nominalparameters(Figure2), drive
strengthshift (Figure 3) and logic thresholdshift (Figure4).
The shaded boxes are the logic behaviours and their resis-
tances. Faultyvaluesaremarked’x’andfault-free’v’. Con-
sider the nominal scenario (top row Figure 5). Test gener-
ation would expose as much defect resistance as possible
by propagating the fault effect through Th1. The reason is
that Th1 sees faulty Logic-0 for the logic behaviours BH1,
BH2 and BH3, which contains all detectable bridge resis-
tance. Therefore it is assumed that the test detects BH1,
BH2, BH3 and BH5. (In Figure 5, L(Th1)is a faulty Logic-
0 for these logic behaviours.) That means that in the drive
strength shift scenario (middle row Figure 5), bridges with
behaviourBH4 aretest escapes, becausea faultylogic value
Table 1: Example robustness calculation
Th1 Th2 Th3 min(V (A)) P(c) DC P(c) · DC
c0 0.440 0.420 0.380 0.400 0.0366 1 0.0366
c1 0.440 0.420 0.380 0.425 0.0281 0.40 0.0112
c2 0.440 0.455 0.380 0.400 0.0256 0.75 0.0192
c3 0.430 0.444 0.321 0.422 0.0117 0.77 0.0091
c4 0.488 0.351 0.437 0.456 0.0013 1 0.0013
c5 0.507 0.410 0.431 0.392 0.0069 1 0.0069
c6 0.387 0.463 0.352 0.341 0.0045 0.84 0.0037
c7 0.501 0.475 0.313 0.319 0.0005 1 0.0005
c8 0.369 0.359 0.441 0.469 0.0006 0.94 0.0006
c9 0.394 0.401 0.368 0.368 0.0161 0.92 0.0148
μ 0.440 0.420 0.380 0.400 Sum Sum
σ 0.048 0.042 0.045 0.048 0.1320 0.1040
Robustness 0.788
is exposed only on Th3 and not on Th1. Similarly, in the
logicthresholdshiftscenario(bottomrowFigure5),bridges
with behaviour BH6 are escapes, because faulty behaviour
is exposed only by Th2. This shows that process variation
may cause test escapes for undetected logic faults.
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Test escapecanbeseenasareductionindefectcoverage.
It shouldbe notedthat any test escape hasa probability- the
probability that the drive strengths and logic thresholds are
such that the undetected logic fault is possible (not includ-
ing the probability of a bridge defect). Therefore, defect
coverage and probability are two main factors in the test
robustness metric. The robustness of a test T is given in
Equation 1 for a set of parameter permutations PP, where
P(c) is the probability for permutation c. The defect cover-
age is the amountof coveredresistances (CADI) divided by
the amount of detectable resistances (GADI) [2]. Full ro-
bustness has the value one, as adjusted by the denominator.
Robustness(T)=

c∈PP

P(c) ·
 CADI(c,T) 
 GADI(c) 


c∈PP P(c)
(1)
The robustness for a test T and a given bridging fault
is, according to Equation 1, determined by the defect cov-
erage and the probability for each item in a set of param-
eter permutations. The robustness is a probabilistic metric
based on the considered permutations. The accuracy of the
robustness metric increases with the number of permuta-
tions. A method for calculating the defect coverage was
presented in [3]. As a side-effect of the method in [3], it
identiﬁesundetectedfaults and correspondingresistance in-
tervals. Thus, it is possible to identify undetectedresistance
values (test escapes, see Section 4).
Using the circuit in Figure 1, Table 1 shows how ro-
bustness is calculated. There are ten parameter permuta-
tions c0 to c9. The values for the logic thresholds (columns
Th1, Th2 and Th3) and for the drive strength balance (rep-
resented by min(V (A))) are taken from Gaussian distri-
butions according to the mean (μ) and standard deviationTable 2: Varied process parameters
μ σ μ σ
W w 5nm L 45nm 5nm
TOXN 17.5˚ A 1.5˚ A TOXP 18.5˚ A 1.5˚ A
VTHN 0.471V 0.045V VTHP -0.423V 0.045V
Vdd 0.878V 0.022V
(σ) given at the bottom of each column. The mean and
standard deviation values are assumed for demonstration
but could be obtained by Monte-Carlo simulation as dis-
c u s s e di nS e c t i o n3 . C o l u m nP(c) gives the parameter
permutation probability, the product of the probability for
each value, e.g. P(c0) = P(Th1=0 .44) · P(Th2=
0.42)·P(Th3=0 .38)·P(min(V(A)) = 0.40) = 0.0366.
The parameter values for permutation c0 are the closest
to the mean values, and therefore this permutation has the
highest probability (0.0366). Permutation c0 causes the be-
haviour shown in Figure 2. Column DC is the defect cov-
erage CADI(c,T)/GADI(c),f o rt e s tT.T h e s e v a l u e s
are assumed for the example of a test that propagates only
from Th1 (Figure 1). DC=1 means that there is no test es-
cape. DC<1 means that test escapes occur with the proba-
bility shown in column P(c). Column P(c)·DC shows the
product of the probability of the permutation (from column
P(c)) and the defect coverage for the permutation (from
column DC). Summing column P(c) gives the denomina-
tor in Equation 1 and summing the column P(c)·DC gives
the numerator. The robustness is 0.788. It is less than full
(< 1) because, for some parameter permutations,c1, c2, c3,
c6,c8 and c9, there are test escapes reducing the defect cov-
erage. The robustness reﬂects the probability of full defect
coverage with the given test. Even though there is test es-
cape for c8, it has little impact on the robustness, because of
the low probability(0.0006). Permutationc1 is more proba-
ble (0.0281) and reduces the defect coverage, which affects
the robustness. Permutation c1 is the scenario of Figure 3
andthedefectcoveragedropisduetothetestescapeofBH4
(see Section 4). Permutation c2 is the scenario of Figure 4.
The drop in defect coverage is due to BH6.
6 Experimental results
We measured the mean and standard deviation for the
logic thresholds and the drive strengths for a 45nm gate li-
brary [9] by Monte-Carlo simulation based on Table 2. The
table holds on variation data for relevant process parame-
ters based on [10, 11] and transistor models from [12]. Vdd
is not a process parameter, but is varied by 2.5% (0.022V)
around 0.878V for a 0.9V nominal Vdd to account for volt-
age drop in practise. For line edge roughness, σ=5nm is
assumed for L and W. For gate oxide thickness, σ=1.5˚ A
reﬂects the thickness of one atom layer. For the transis-
tor threshold, 10% standard deviation is for random dopant
ﬂuctuations and other effects.
The Monte-Carlo simulation resulted in 11% to 15%
standard deviation for the logic thresholds and 5% to
20% standard deviation for the voltage on the bridged
nets (depends on drive strengths). Both parameters had a
bell-shaped distribution around the mean. This is in-line
with [13], where it was observed that the transistor thresh-
old voltage is Gaussian. Based on such observations, we
assume the logic threshold voltage and the drive strength
to have Gaussian distribution. The probability distributions
for logic thresholds and drive strength were used to exper-
iment on benchmark circuits, synthesised for a 45nm gate
library [9]. Cadence Encounter was used to extract realistic
bridgelocationsfrom layout. A defect-awaretest generator,
based on [3] was used to generate tests assuming nominal
values for the process parameters. The robustness is calcu-
lated using a fault simulator that calculates the defect cov-
erage, for permutationsof the logic thresholdand gate drive
strength values. We have used 160 permutations for each
bridge, 8 permutations for the gate drive strengths times 20
permutations of the logic thresholds, as a trade-off between
accuracy and computation time. Two experiments are per-
formed. Experiment 1 investigates the impact of process
variation on the logic behaviour of bridges, with regard to
test escapes and their impact on defect coverage. Experi-
ment 2 calculates the robustness for tests of benchmark cir-
cuits.
Experiment 1
As shown in Section 3, process variation may cause
logic faults to arise that do not occur for nominal values
for the processparameters. This section analyses such logic
faults for a small ISCAS89 benchmark circuit, S838, with
28 bridges and a test that has 10 test patterns and provides
full defect coverage for nominal process parameters. This
means that any undetected logic fault is caused by process
variation. Figure 6 shows detected logic faults as dark bars
and as light bars undetected logic faults in a graph where
full height is the total amount of (detected and undetected)
logic faults. The height of the dark bars is the logic fault
coverage considering process variation. Bridge 3, 6 and 22
are highlighted in Figure 6 for clarity. The total number
of logic faults, those occurring for nominal parameters and
those that are due to process variation,dependon the bridge
location as shown by the numbers on top of each bar. For
example, 107 logic faults were encountered while simulat-
ing bridge 5, of which 20% are detected by the test. In con-
trast, bridge 27 has only 6 logic faults and all of them are
detected by the test. Where the dark bars are at full height
(bridge 23-28) there is full coverage of the logic faults. In
contrast, bridge 1 only covers 3% of the logic faults. The
remaining97%of the logicfaults (lightbar)are notcovered
by the test, which was generated based on nominal process
parameters. It should be noted that the logic fault coverage,
as inﬂuenced by process variation, depend on the bridgesas
shown in Figure 6. The results show that process variationFigure 6: Detected and undetected logic faults on bench-
mark circuit S838
Figure 7: Robustness for the bridges of benchmark circuit
S838
causes logic faults that are not detected by the test.
Figure 7 shows the test robustness for each of the 28
bridges. Although bridge 3 and bridge 6 have similar logic
faultcoveragein Figure6, itisshowninFigure7thatbridge
3 has the lowest robustness of all bridges, 0.68, whereas
bridge 6 has high robustness, 0.98. This is explained by
studying the test escapes for the two bridges as shown in
Figure 8. Each dot is a test escape with an amount of un-
detected bridge resistance and a probability for the corre-
sponding permutation. Both the undetected resistance and
the probability of the test escape needs to be high in order
to have a high impact on robustness. Dots that are close to
the axes have only little impact on robustness.
The amount of undetected resistance for a test escape is
the differencebetweenthe set of detectedbridge resistances
(CADI) and the set of bridge resistance that cause malfunc-
tion (GADI) and is the cause for reduced defect coverage,
see Equation 1. Bridge 3 (left-most graph in Figure 8) has
468 test escapes, of which several have both large amounts
of undetected resistance and high probability. These test es-
capes cause the low robustness. Bridge 6 (middle graph)
have 83 test escapes, but they are all of low probability
or small amount of defect resistance, compared to bridge
3. That is why the robustness of bridge 6 is high (0.98)
in spite of its low logic fault coverage (about 20% in Fig-
ure 6). This shows that the test tolerates process variation
better for bridge 6 than for bridge 3. Tests with low cover-
age of process variation induced logic faults may still have
high robustness, like bridge 6. Failing to obtain high logic
fault coverage does not necessarily mean compromise in
Figure 8: Test escapes of bridge 3, 6 and 22
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Figure 9: Probability of defect coverage for bridge 3, 6 and
22 of design S838
test quality. Consider bridge22, althoughit hashigherlogic
fault coverage than bridge 6 in Figure 6, it has less robust-
ness (0.91) than bridge 6 (0.98), as can be seen in Figure 7.
Bridge 22 has only one logic fault out of 15 that is not cov-
ered. In Figure 8 fault causes test escape for 48 out of the
160 permuations. Some of these escapes have high prob-
abilities and large amounts of undetected defect resistance
which leads to reduced robustness. This shows that tests
with high (but not full) logic fault coverage may still have
low robustness, as the case with bridge 22.
To analyse how robustness relates to defect coverage,
consider Figure 9 which shows the defect coverage prob-
ability distribution of the given test for bridges 3, 6 and 22.
The bars represent the probability of permutations (vertical
axis) with corresponding defect coverage (horizontal axis).
Bridge 3 has nearly 0.48 probability of defect coverage in
95% to 100% and ≈0.22 probability of zero defect cover-
age, reﬂected by a robustness of 0.68. Bridge 6 has a high
probability of full defect coverage, ≈0.88 (middle graph)
and 0.98 robustness. Furthermore, bridge 22, has ≈0.73
probability of full defect coverage (right-most graph) and
0.91 robustness. These results demonstrate that low robust-
ness correspondsto low probability of full defect coverage.
Experiment 2
The robustness was calculated for process variation un-
aware bridge fault tests for ISCAS benchmarks in order to
quantify the impact of process variation on test quality. Ta-
ble3showsforeachdesignthenumberofgates, thenumber
of bridge locations, the number of test patterns and the av-
erage robustness for the bridges. For example, S838 has
265 gates, 28 bridge locations and a test with 10 test pat-
terns. The test has the lowest robustness in the table, 0.915Table 3: Robustness for benchmark tests
Design Gates Bridges Test size Robustness
C432 176 37 30 0.964
C499 211 108 37 0.961
C880 323 96 46 0.988
C1355 307 111 46 0.973
C1908 278 154 55 0.974
C2670 500 154 68 0.983
C3540 1001 695 137 0.997
C7552 1420 1133 211 0.994
S641 177 44 19 0.965
S838 265 28 10 0.915
S1488 723 873 123 0.997
S5378 1410 727 167 0.996
S9234 1062 318 88 0.984
Average robustness 0.976
and is the smallest test. It can be seen in Table 3, that tests
with high robustness also have many test patterns, for ex-
ample C3540, C7552, S1488 and S5378, all with >0.99
robustness and >100 test patterns. This indicates that the
majority of process variation induced logic faults are easy
to detect in these designs. Where there are many easy-to-
detect faults, large test sets contribute to the logic fault cov-
erage by accidental detection (tests generated for the nom-
inal set of logic faults also detect some logic faults that are
due to variation). Thus, large test sets and a majority of
logic faults due to process variation that are easy to detect,
explain the high robustness. In the case of C3540, C7552,
S1488 and S5378, the impact of process variation on test
quality is minimised by the test sets. Table 3 also shows
some small test sets, such as the 10 test patterns for design
S838, with low robustness. For small test sets, there is less
opportunityforaccidentaldetection. To increase the robust-
ness of such tests, additional test patterns that target the re-
maining test escapes are required. In the case of S838, such
additionaltestpatternswouldmakethedarkbarsinFigure6
higher (increased logic fault coverage) and there would be
less dots representing test escapes (Figure 8), because they
correspondto undetectedlogic faults, some of which would
be detected by the added test patterns. As a result, the prob-
ability of full defect coverage would increase compared to
the bars shown in Figure 9.
7C o n c l u s i o n
This paper presented the ﬁrst investigation into the im-
pact of process variation on test quality in the context of
resistive bridging faults. By considering two parameters
(logic threshold voltage and gate drive strength) that are
inﬂuenced by process variation, we have shown how the
logic behaviour of resistive bridging faults is affected. We
proposed a robustness metric that quantiﬁes the impact of
process variation on test quality. It was found that some
bridges are sensitive to process variation in terms of logic
behaviour. However, a test with high robustness does not
necessarily have to target all logic faults, but has to target
the most probable logic faults and the logic faults that cor-
respondsto signiﬁcantamountsof otherwiseundetectedde-
fect resistance. Experimentalresults for synthesised ISCAS
designs with realistic bridge locations for a 45nm gate li-
brary demonstrate that large test sets are more robust than
small test sets. For tests with low robustness, there is a
need for additional test patterns targeting test escapes, so
that the impact of process variation on bridge defect cov-
erage is minimised. Continuing work involves developing
process variation aware generation of such test patterns.
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